

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
BEFORE THE BOARD OF PATENT APPEALS AND INTERFERENCES**

In re Application of:
Jon M. Huppenthal, Thomas R. Seeman, Lee A. Burton

Serial No.: 09/932,330

Filed: August 17, 2001

For: **SWITCH/NETWORK ADAPTER PORT FOR
CLUSTERED COMPUTERS EMPLOYING A
CHAIN OF MULTI-ADAPTIVE
PROCESSORS IN A DUAL IN-LINE
MEMORY MODULE FORMAT**

Confirmation No. 4801

Art Unit: 2182

Examiner: Sorrell, Eron J.

Customer No. 25235

Docket No. SRC012

Mail Stop Appeal Brief - Patents
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

APPEAL BRIEF UNDER 37 C.F.R. § 41.37

I. Real Party in Interest

SRC Computers, Inc.
4240 N. Nevada Ave.
Colorado Springs, CO 80907

II. Related Appeals and Interferences

No other appeals or interferences are currently known to Appellant that will directly affect, be directly affected by, or have a bearing on the decision to be rendered by the Board of Patent Appeals and Interferences in the present appeal.

III. Status of Claims

Claims 1-51 were originally filed. Claims 1-36 are pending in the application with claims 37-51 being canceled. No claims have been allowed.

Claims 1-4, 7-10, 12-16 and 19-24 were rejected under 35 U.S.C. § 103(a) as being unpatentable over U.S. Patent No. 6,052,134 by Foster ("Foster") in view of U.S. Patent No. 4,972,457 by O'Sullivan ("O'Sullivan").

Claims 25-28, 31-34 and 36 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Foster in view of O’Sullivan in further view of U.S. Patent No. 5,889,959 by Whittaker (“Whittaker”).

Claims 29 and 30 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Foster in view of O’Sullivan as applied to claim 25, in further view of U.S. Patent No. 6,598,199 (“Tetrack”).

Claim 36 was rejected under 35 U.S.C. § 103(a) as being unpatentable over Foster in view of O’Sullivan and further in view of Whittaker as applied to claim 25, and further in view of U.S. Patent No. 6,581,157 by Chiles et al. (“Chiles”).

Claims 1-36 stand finally rejected.

Independent claims 1, 13 and 25 are the subject of this appeal.

IV. Status of Amendments

All the claim amendments have been entered. No amendments have been filed subsequent to the Final Office Action mailed on April 20, 2006.

V. Summary of Claimed Subject Matter

Claims 1, 13, and 25 are at issue in this Appeal. The following concise explanation of the subject matter defined in each of the independent claims 1, 13, and 25 involved in this Appeal refer to the specification by page and line numbers, and to the drawing by reference characters.

The computer system 200 of claim 1 is clearly shown in Figure 5 and is described beginning at line 25 on page 16. As shown in Figure 5, at least one processor 202 is coupled to a peripheral bus control block 206 and a memory module bus 216 via a controller 204. At least one peripheral bus slot 208 is coupled to the peripheral bus control block 206 via a peripheral bus 210. The memory module bus 216 is also coupled to at least one memory module slot 214. A processor element 212 associated with at least one of the memory module slots 214 provides a direct data connection between an external device, coupled to the processor element 212, and the memory module slot 214 enabling the direct exchange

data between the external device and the memory module bus 216. Since the external device gains a data connection through the memory module slot, it can exchange data using the memory bus rather than the peripheral bus.

The significance of the subject matter of claim 1 can be realized by referring to Figure 5. Figure 5 shows a typical data rate associated with a peripheral bus 210 and the typical data transfer rate associated with the memory module bus 216. As shown, the data transfer rate associated with a memory bus is significantly greater than that of the peripheral bus.

Each aspect of claim 13 is also set forth in Figure 5. As discussed in the paragraph beginning at line 8 on page 17 of the specification, a controller couples at least one processor 202 to a graphics control block 206 and a memory module bus 216. The graphic control block 206 is further coupled to at least one graphics connection 208 via a graphics bus 210. Again the memory module bus 216 is coupled to at least one memory module slot 214. Associated with at least one memory module slot 214 is a processor element 212. The processor element 212, which is further coupled to an external device, provides a direct data connection between the external device and the memory module bus 216 so as to enable data exchange directly between the external device and the memory module bus 216.

Claim 25 introduces the aspect that the peripheral bus control block 206 of claim 1 can be, in the alternative, a system maintenance control block. The system maintenance control block 206 is coupled to a system maintenance bus connection 208 via a system maintenance bus 210. The paragraph beginning at line 3 on page 17 describes these aspects of the invention.

VI. Grounds of Rejection to be Reviewed on Appeal

A. Claims 1 and 13 were rejected under 35 U.S.C. § 103(a) as being unpatentable over U.S. Patent No. 6,052,134 by Foster in view of U.S. Patent No. 4,972,457 by O'Sullivan.

B. Claim 25 was rejected under 35 U.S.C. § 103(a) as being unpatentable over Foster in view of O'Sullivan in further view of U.S. Patent No. 5,889,959 by Whittaker.

VII. Argument

Rejection of claims 1 and 13 based upon Foster in view of O'Sullivan and claim 25 based upon Foster in view of O'Sullivan and in further view of Whittaker under 35 U.S.C. §103 is Improper.

In the Final Office Action of April 20, 2006, claims 1 and 13 were rejected under 35 U.S.C. § 103(a) as being unpatentable based upon Foster in view of O'Sullivan. In the same Office Action, claim 25 was rejected under 35 U.S.C. § 103(a) as being unpatentable over Foster in view of O'Sullivan in further view of U.S. Patent No. 5,889,959 by Whittaker. These rejections are traversed based on the following remarks. The Appellants request that the rejections be reversed as not being properly supported.

Claim 1 states:

1. A computer system comprising:
 - at least one processor;
 - a controller for coupling said at least one processor to a peripheral bus control block and a memory module bus;
 - at least one peripheral bus slot coupled to said peripheral bus control block by a peripheral bus;
 - at least one memory module slot coupled to said memory module bus; and
 - a processor element associated with said at least one memory module slot for providing a direct data connection between an external device coupled thereto and the memory module slot enabling data exchange directly between the external device and the memory module bus. (emphasis added)

Claim 13 states:

13. A computer system comprising:
 - at least one processor;
 - a controller for coupling said at least one processor to a graphics control block and a memory module bus;
 - at least one graphics bus connection coupled to said graphics control block by a graphics bus;
 - at least one memory module slot coupled to said memory module bus; and

a processor element associated with said at least one memory module slot for providing a direct data connection between an external device coupled thereto and the memory module slot enabling data exchange directly between the external device and the memory module bus. (emphasis added)

Claim 25 states:

25. A computer system comprising:
- at least one processor;
 - a controller for coupling said at least one processor to a system maintenance control block and a memory module bus;
 - at least one system maintenance bus connection coupled to said system maintenance control block by a system maintenance bus;
 - at least one memory module slot coupled to said memory module bus; and
 - a processor element associated with said at least one memory module slot for providing a direct data connection between an external device coupled thereto and the memory module slot enabling data exchange directly between the external device and the memory module bus. (emphasis added)

Section 103(a) of Title 35, United States Code, directs that a patent may not be obtained if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious. This subjective inquiry is fashioned to occur at the time the invention was made by a person having ordinary skill in the art to which the subject matter pertains. To form a *prima facie* case of obviousness under 35 U.S.C. § 103(a) and in accord with section 2143 of the MPEP, three basic criteria must be met before subject matter sought to be patented may be rendered unpatentable. First, there must be some suggestion or motivation, either in the references themselves or in the knowledge generally available to one of ordinary skill in the art, to modify a reference or to combine reference teachings that would make the subject matter obvious. Second, there must be reasonable expectation that the combined teachings of the references cited by the examiner will succeed in creating the claimed invention. And finally, the prior art references, when combined, must teach or suggest all of the claim limitations. In this case, the Examiner has failed to meet any of these requirements, let alone all three.

The Examiner has failed to show that one skilled in the art would reasonably expect to succeed in creating the claimed invention based on the teachings of Foster and O’Sullivan. The Examiner has also failed in providing a sufficient source of motivation or suggestion for one skilled in the art to combine Foster with O’Sullivan. Finally, the Examiner overlooked a key limitation of the claimed invention and thereby has failed to show that the combination of Foster and O’Sullivan teach or suggest all of the claimed limitations. Each of these issues are discussed in turn in the text that follows.

1. Modifying Foster by the teachings of O’Sullivan fails to provide a reasonable expectation of success to produce the Appellants’ claimed subject matter because neither O’Sullivan nor Foster address and solve key communication barriers inhibiting the coupling of an external processor directly to the memory module bus.

The Appellants’ invention claims direct data exchange between an external device and the memory module bus. One of average skill in the art at the time of the Appellants’ invention would not expect the combined teachings to Foster and O’Sullivan to produce such a direct data exchange. A proper analysis under 35 U.S.C. §103(a) includes the determination of “whether the prior art would also have revealed that in so making or carrying out, those of ordinary skill would have a reasonable expectation of success.” *Noelle v. Lederman*, 355 F.3d 1343, 69 U.S.P.Q.2d 1508 (Fed. Cir. 2004). While an absolute expectation of success is not necessary, the combined art must provide a reasonable expectation that one skilled in the art will succeed in making the claimed subject matter as a whole. As explained by the Federal Circuit, at least some degree of predictability is required. *Id.* “To have a reasonable expectation of success, one must be motivated to do more than merely to vary all parameters or try each of numerous possible choices until one possibly arrived at a successful result, where the prior art gave either no indication of which parameters were critical or no direction as to which of many possible choices is likely to be successful.” *Medichem, S.A. v. Rolabo, S.L.* 437 F.3d 1157, 1165 (C.A.Fed. (N.Y.), 2006). Foster in view of O’Sullivan provides no indication, no direction, and no such reasonable expectation of success. To achieve the claimed invention through the teachings of Foster and O’Sullivan, one skilled in the art would be required to vary numerous parameters, communication protocols, and other choices to achieve the result claimed by the Appellants.

The Examiner fails to offer any evidence that one skilled in the art would reasonably expect a modification of Foster, based on the teachings of O'Sullivan, would succeed in creating the Appellants' claimed invention. Instead, the Examiner suggests in the recent Advisory Action that an expectation of success exists since the claims have no limitations addressing the communication barriers between coupling an external processor directly to a memory bus. The Examiner's statement belies his position. The prior art and surrounding circumstances must provide to one skilled in the art a reasonable expectation to succeed in creating the invention, not a reasonable reason to attempt to try to create the invention. Furthermore, it is the Examiner's burden to show a reasonable expectation of success based on the cited art, not the Appellants' burden to show an expectation of failure. By justifying his rejection on the grounds that no limitations have been added to address communication barriers, the Examiner attempts to improperly shift the burden on the Appellants by forcing them to show an expectation of failure. The Federal Circuit has clearly identified that the burden of such proof lies squarely on the Examiner and not the Applicant. *See In re Dow Chem. Co.*, 837 F.2d 469, 472 (Fed. Cir. 1988).

The Examiner has failed to meet this burden because at least one feature of the claimed invention as identified in the final limitation of claims 1, 13 and 25 is novel. One key limitation states, "a processor element associated with said at least one memory module slot for providing a direct data connection between an external device coupled thereto and the memory module slot enabling data exchange directly between the external device and the memory module bus." (emphasis added) The Examiner asserts that the combination of Foster and O'Sullivan teaches a processor associated with a memory module slot for providing a direct data connection between an external device and a memory module slot. The Examiner then asserts that the device taught by combining Foster with O'Sullivan would enable data exchange directly between the external device and the memory module bus. The Examiner's assertion is without merit. The combination of elements from Foster and O'Sullivan, as formed by the Examiner, would not enable a direct data exchange between an external device and the memory module bus. These assertions by the Examiner are completely without support and are the focus of this appeal.

As recognized by the Examiner, O'Sullivan discloses a hybrid communication control unit (a modem) that may be installed in a computer expansion slot. The hybrid communications control unit of O'Sullivan is fitted with a microprocessor to convert analog signals to digital

signals and vice versa when operating apart from the computer processor. As taught by O'Sullivan at Col 7, lines 44-46 when the unit is installed in the computer the microprocessor associated with the hybrid communication control unit can be preformed by the processor of the computer. This makes complete sense since the conversion of analog signals to digital and vice versa is a function that can be, and is more properly accomplished by the computer processor.

The processing element of the Appellants' invention allows for and manages a direct exchange of data between an external device and the memory module bus of a computer. This function cannot be accomplished by the computer's processor. Memory module slots associated with the memory module bus possess specific data transfer and latency requirements that severely limit component compatibility. O'Sullivan is silent with respect to any of these factors, as such an application of the hybrid communications control unit of O'Sullivan is beyond its scope. The Examiner asserts that the simple act of installing the hybrid communication control unit of O'Sullivan in a memory module slot would enable a direct data exchange between an external device and the memory module bus. It is this enablement, this success, that would not be reasonably expected by one skilled in the art through the teachings of Foster and O'Sullivan.

As evidence of the unreasonableness of such an expectation, the Appellants provide a true and authentic copy of an affidavit by an expert in the field of computer science and computer architecture regarding the inability of the hybrid communication control unit of O'Sullivan, if installed in a memory module slot as suggested by the Examiner, to enable direct data exchange between an external device and the memory module bus. (*see* Declaration of Evidence under 37 C.F.R. § 1.132 attached hereto.) As stated by one skilled in the art, it would not be reasonable to expect that a device designed as an asynchronous receiver for communication with the central bus of a computer system whose primary function is to convert analog signals to a digital format and vice versa, would enable direct data exchange between the memory module bus and an external device. To interact with the memory bus via a memory module slot the hybrid communication control device of O'Sullivan would have to emulate a memory component. The hybrid communications control unit of O'Sullivan is incapable of such an emulation.

There is no evidence to suggest that O’Sullivan even considered such an application. More importantly, one skilled in the art at the time of the Appellants’ invention would recognize this considerable requirement. To accomplish such a direct exchange numerous experiments, variances in communication protocols, detailed analysis of latency issues and other factors must be considered and resolved. To all of these factors, O’Sullivan is silent.

Furthermore, and as recognized by Professor Bohm as evidenced in the attached affidavit, placing the hybrid communication control unit of O’Sullivan in the memory module slot as suggested by the Examiner would defeat the purpose of O’Sullivan. Specifically, the combination of Foster and O’Sullivan as suggested by the Examiner would destroy the object of O’Sullivan as described in Col 2, line 46 to Col. 4, line 24. A combination of art that ultimately destroys the purpose of one of the pieces of art renders that combination improper for the purpose of 35 U.S.C. § 103(a). See MPEP 2143.01 VI (stating that if the proposed modification or combination of the prior art would change the principle of operation of the prior art invention being modified, then the teachings of that reference are not sufficient to render the claims *prime facie* obvious.) See also MPEP 2143.01V (stating that if the proposed modification would render the prior art invention being modified unsatisfactory for its intended purpose, then there is no suggestion or motivation to make the proposed modification.)

One skilled in the art at the time of the Appellants’ invention would recognize that the combination of Foster and O’Sullivan leaves numerous and formidable hurdles to be overcome before a direct data exchange between an external device and the memory bus as claimed could take place. These hurdles serve as further evidence supporting the antithesis of the requirement under 35 U.S.C. §103(a); that being, based on Foster in view of O’Sullivan, one skilled in the art would not reasonably expect to succeed in creating the Appellants’ invention.

2. The prior art fails to provide any suggestion or motivation why one skilled in the art would modify Foster with O’Sullivan so as to render the claimed subject matter obvious.

The Examiner improperly uses the Appellants’ invention as a blueprint by which to craft an unsupported rejection. The mere fact that references can be combined or modified does not render the resultant combination obvious unless the prior art also suggests the desirability of the combination. *In re Mills*, 916 F.2d 680, 16 U.S.P.Q.2d 1430 (Fed. Cir., 1990). According to the

Federal Circuit, this motivation may be found implicitly or explicitly: 1) in the prior art references themselves; 2) in the knowledge of those of ordinary skill in the art that certain references, or disclosures in those references, are of special interest or importance in the field; or 3) from the nature of the problem to be solved leading inventors to look to reference relating to possible solutions to that problem. See *Ruiz v. A.B. Chance Co.*, 234 F.3d 654, 57 U.S.P.Q.2d 1161 (Fed. Cir. (Mo.), 2000). To prevent the use of hindsight based on the Appellants' invention to defeat the patentability of the Appellants' invention, the Examiner must show a motivation to combine the references that create the case of obviousness. "In other words, the examiner must show reasons that the skilled artisan, confronted with the same problems as the inventor and with no knowledge of the claimed invention, would select the elements from the cited prior art references for combination in the manner claimed." *In re Rouffet*, 149 F.3d 1350, 47 U.S.P.Q.2d 1453 (Fed. Cir., 1998). The question is not whether given the Appellants' invention, could one skilled in the art craft the claimed invention using the teachings of Foster and O'Sullivan. Rather the question is would one faced with the challenge of enabling direct data exchanges between an external device and a memory module bus of a computer turn to Foster and O'Sullivan.

The Examiner asserts that it would be obvious for one of ordinary skill in the art at the time of the Appellants' invention to modify the system of Foster with the teachings of O'Sullivan. The Examiner attempts to support his assertion by stating that one skilled in the art would have been motivated to make such modifications in order to add an adapter using an existing available slot without making any hardware changes in the computer or purchasing additional equipment as suggested by O'Sullivan, however words to this effect are found nowhere in O'Sullivan. The Appellants therefore assume, as no direct statement is evident, that the Examiner is relying on the high level of skill in the art at the time of the Appellants' invention. To that extent the Examiner states, "Computers with modem cards or network interface cards are ubiquitous and it would be obvious to one of ordinary skill in the art to add one to a system in order to connect to the internet." USPTO Advisory Action of July 5, 2006. Lacking in the Examiner's assessment and in the art cited by the Examiner is the motivation to provide a direct exchange of data between an external device and the memory module bus. It is this direct exchange of data that is the essence of the Appellants' invention and is this direct exchange of data on which the focus of the inquiry with respect to motivation and suggestion

under §103(a) should be based. Simply put, the question with respect to motivation and suggestion is whether within Foster and/or O’Sullivan there is motivation to combine elements of the invention as claimed by the Appellants to enable a direct data exchange between an external device and the memory module bus. To that inquiry the answer is no.

The Court in *Rouffet* stated that to “prevent the use of hindsight based on the invention to defeat patentability of the invention, this court requires the examiner to show a motivation to combine the references that create the case of obviousness.” *Rouffet* at 1350. As in the present invention, the examiner in *Rouffet* relied on the high level of skill in the art to provide the necessary motivation. Finding such motivation absent, the *Rouffet* Court stated that “if such rote invocation could suffice to supply a motivation to combine, the more sophisticated scientific fields would rarely, if ever, experience a patentable technical advance.” *Id.* The Examiner has improperly invoked such a rote source of motivation and used the Appellants’ invention as a blueprint by which to craft his rejection.

The Federal Circuit has repeatedly warned against the use of the Appellants’ invention as a blueprint by which to build a case of obviousness. The Examiner offers no explanation of the specific understanding or principle within the knowledge of one skilled in the art that would motivate one with no knowledge of the Appellants’ invention to combine the teachings of Foster and O’Sullivan to create the Appellants’ invention. The cost savings and decreased hardware modifications cited by the Examiner as a reason to combine Foster and O’Sullivan are applicable to any invention and provide no reason why one would be motivated to turn to Foster and O’Sullivan to enable direct data exchange between external devices and the memory module bus. Put simply, the Examiner offers no foundation for modifying a memory system that dynamically enables/disables memory paging depending on the page hit to pre-charge ratio for access to the memory, as disclosed by Foster, with the teaching for a hybrid communications control unit (a modem), as taught by O’Sullivan, to form system that enables direct data exchange between an external device and the memory module bus of a computer.

The proposed modification of Foster by O’Sullivan, on which the Examiner relies in crafting his rejection, alters the principal of operation of O’Sullivan. O’Sullivan describes “a novel and improved hybrid communication system incorporating an integrated, portable unit

which incuse a personal computer, cellular transmitter, modem and speakerphone, and which as external connections for a headset, cellular control unit and land telephone line, such that any of these devices may be used with any other device. ... This is all accomplished with a control system mounted on a circuit card which fits in a modem slot or similar card receiving slot in a portable computer.” O’Sullivan Col. 2, lines 46-62. O’Sullivan then goes on to describe 6 modes of operation. In each of the various modes of operations the microprocessor manages the mode of communication between a portable computer and either a cellular telephone network or a public switched telephone network. The microprocessor transmits data from the computer to devices such as a modem for digital to analog conversion or a transceiver to initiate a cellular telephone call.

The suggested combination of Foster in view of O’Sullivan would require substantial reconstruction and redesign of the elements shown in O’Sullivan as well as change the basic principle under which the O’Sullivan construction was designed to operate. Such modifications cannot support a *prima facie* case of obviousness. *See In re Ratti*, 270 F.2d 810, 123 USPQ 349 (CCPA 1959). Furthermore, the Appellants’ reiterate that based on the analysis of Professor Bohm, the combination of Foster and O’Sullivan as cited by the Examiner would render O’Sullivan unsatisfactory for its intended purpose. As stated in section 2143.01 V, “if proposed modification would render the prior art invention being modified unsatisfactory for its intended purpose, then there is no suggestion or motivation to make the proposed modification.” The *prima facie* case of obviousness must fail.

3. Foster and O’Sullivan fail to teach or suggest each and every element of the claimed invention, namely a processor element associated with at least one memory module slot for providing a direct data connection between an external device coupled and the memory module slot enabling data exchange directly between the external device and the memory module bus.

The Appellants further reiterate, and incorporate by reference, their argument that O’Sullivan does not disclose a processing element enabling the direct exchange of data between an external device and a memory module bus. The Examiner asserts that “Figure 4 [of O’Sullivan] shows communication from external devices passing through the microprocessor to

the interface then on to the computer.” However, O’Sullivan remarks in Column 8, beginning at line 24, that “The computer interface 78 is preferably of the type that converses directly with a central logic bus of the portable computer 90...” The Appellants’ invention connects an external device directly to the memory module bus so as to enable the exchange of data directly between the external device and the memory module bus.


Assuming for argument’s sake that O’Sullivan suggests connecting an external device to a memory expansion slot, the combination of Foster and O’Sullivan nonetheless fails to teach that the connection enables data from the external device to be exchanged directly to the memory bus. As previously discussed, the interface that O’Sullivan describes is ideally an asynchronous receiver that communicates to the central logic bus. While O’Sullivan does not further define a central logic bus, O’Sullivan describes communications between a hybrid communications control unit and the computer consistent with that conducted on a peripheral communication interface (PCI) bus and not directly with the memory bus.

Conclusion

In view of all of the above, independent claims 1, 13 and 25 are believed to be allowable and the case in condition for allowance. Moreover, claims 2-12, 14-24 and 26-36, which depend from claims 1, 13 and 25 respectively, are also deemed allowable. Appellants respectfully request that the Examiner’s rejections based on 35 U.S.C. 103(a) be reversed for all pending claims.

Respectfully submitted,

Date: 12 October 2006


Michael Martensen, Reg. No. 46,901
HOGAN & HARTSON LLP
One Tabor Center
1200 17th Street, Suite 1500
Denver, Colorado 80202
Phone: (719) 448-5910
Fax: (719) 448-5922

VIII. APPENDIX OF CLAIMS ON APPEAL

There are no copies of decisions rendered by a court or the Board to provide with this Appeal as there are no related proceedings.

IX. APPENDIX OF EVIDENCE

DECLARATION OF EVIDENCE UNDER 37 C.F.R. § 1.132 (copy attached)

X. APPENDIX OF RELATED APPEALS AND INTERFERENCES

None

Electronic Acknowledgement Receipt

EFS ID:	1248434
Application Number:	09932330
Confirmation Number:	4801
Title of Invention:	Switch/network adapter port for clustered computers employing a chain of multi-adaptive processors in a dual in-line memory module format
First Named Inventor:	Jon M. Huppenthal
Customer Number:	25235
Filer:	Michael Christian Martensen/Julie Lange
Filer Authorized By:	Michael Christian Martensen
Attorney Docket Number:	SRC012
Receipt Date:	11-OCT-2006
Filing Date:	17-AUG-2001
Time Stamp:	18:59:04
Application Type:	Utility
International Application Number:	

Payment information:

Submitted with Payment	no
------------------------	----

File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part	Pages
1		DOC227.PDF	318758	yes	14

	Multipart Description		
	Doc Desc	Start	End
	Transmittal letter	1	1
	Oath or Declaration filed	2	5
	Examination support document	6	14
Warnings:			
Information:			
Total Files Size (in bytes):		318758	
<p>This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.</p> <p><u>New Applications Under 35 U.S.C. 111</u> If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.</p> <p><u>National Stage of an International Application under 35 U.S.C. 371</u> If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.</p>			

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:
Jon M. Huppenthal, Thomas R. Seeman, Lee A. Burton

Serial No.: 09/932,330

Filed: August 17, 2001

For: SWITCH/NETWORK ADAPTER PORT FOR
CLUSTERED COMPUTERS EMPLOYING A CHAIN
OF MULTI-ADAPTIVE PROCESSORS IN A DUAL IN-
LINE MEMORY MODULE FORMAT

Confirmation No. 4801

Art Unit: 2182

Examiner: Sorrell, Eron J.

Customer No. 25235

Docket No. SRC012

DECLARATION OF EVIDENCE UNDER 35 C.F.R. § 1.132


Mail Stop Appeal Brief - Patents
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

In accordance with 37 C.F.R. § 1.116(e), the attached affidavit is submitted as evidence in support of resolving the pending rejections for U.S. Patent Application Serial No. 09/932,330. Upon assessment of the Examiner's arguments presented in his Final Office Action of April 20, 2006 and the Examiner's response to the Applicant's reply to the Final Office Action in the Advisory Action of July 5, 2006, the Applicants submit this third party evidence regarding technical aspects of the prior art cited against the Applicants. As this case has been submitted for review by the Board of Patent Appeals and Interferences, it is recognized by the Applicants that technical aspects of that disclosed in the reference O'Sullivan, U.S. Patent No. 4,972,457 are at issue. To assist resolving these issues the attached Declaration, prepared by an expert in computer science and computer architecture, is submitted for inclusion in the record.

The Applicants submit that this affidavit is necessary to resolve the issues before the Board and request that this Declaration Under 37 C.F.R. § 1.132 be formally admitted into the record of the aforementioned application.

Date: 11 October 2006


Michael Martensen, Reg. No. 46,901
HOGAN & HARTSON LLP
One Tabor Center
1200 17th Street, Suite 1500
Denver, Colorado 80202
(719) 448-5909 Tel
(303) 899-7333 Fax

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
BEFORE THE BOARD OF PATENT APPEALS AND INTERFERENCES**

In re Application of:
Jon M. Huppenthal, Thomas R. Seeman, Lee A. Burton

Serial No.: 09/932,330

Filed: August 17, 2001

For: **SWITCH/NETWORK ADAPTER PORT FOR
CLUSTERED COMPUTERS EMPLOYING A
CHAIN OF MULTI-ADAPTIVE
PROCESSORS IN A DUAL IN-LINE
MEMORY MODULE FORMAT**

Confirmation No. 4801

Art Unit: 2182

Examiner: Sorrell, Eron J.

Customer No. 25235

Docket No. SRC012

DECLARATION OF EVIDENCE UNDER 37 C.F.R. § 1.132

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

1. This Declaration of Evidence is being submitted under 37 C.F.R. § 1.132 to present expert analysis and opinion with respect to the likelihood of success of creating the claimed invention based on the combination of prior art as asserted by the Examiner.

2. I, Wim Bohm, am a Professor of Computer Science at the University of Colorado, Colorado State University campus. I received my PhD in computer science from the University of Utrecht in 1990. I reside at

200 S. Grant Av.
Fort Collins, Co 80521

My CV is attached to this affidavit.

3. I affirm and declare that I have been retained by SRC Computers, Inc. to conduct this analysis and present this opinion, for which I am being compensated regardless of whether my opinion is consistent or inconsistent with the position of the Appellants.

4. I affirm and declare that I have reviewed and analyzed the Examiner's final rejection of U.S. Patent Application Serial No. 09/932,330. I have also reviewed and analyzed the art cited

by the Examiner, namely U.S. Patent No. 6,052,134 by Foster ("Foster") and U.S. Patent No. 4,972,457 by O'Sullivan ("O'Sullivan") in their entirety.

5. I affirm and declare that I have reviewed and analyzed application 09/932,330. In doing so I have identified claims 1, 13 and 25 as the subject of the pending appeal. I declare that my analysis and opinion is based on the computer system described in pending claims 1, 13, and 25 including, but not limited to

1. A computer system comprising:
 - at least one processor;
 - a controller for coupling said at least one processor to a peripheral bus control block and a memory module bus;
 - at least one peripheral bus slot coupled to said peripheral bus control block by a peripheral bus;
 - at least one memory module slot coupled to said memory module bus;
 - and
 - a processor element associated with said at least one memory module slot for providing a direct data connection between an external device coupled thereto and the memory module slot enabling data exchange directly between the external device and the memory module bus.

6. Based on the evidence I have reviewed, it is my expert opinion that it would not be reasonable to expect one skilled in the art, at the time of the Appellants' invention, to be successful in creating the claimed invention by combining the teachings of Foster and O'Sullivan.

7. The computer interface (78) described in O'Sullivan in Column 8, lines 24-30 appears to be a standard serial port interface. One skilled in the art at the time of the Appellants' invention would understand these interfaces to have a Universal Asynchronous Receiver and Transmitter ("UART") as the interface chip. At the time of the Appellants' invention the most common type of UART is the RS-232 protocol. (*Notice that this is an asynchronous, serial interface to an external device.)

8. The RS-232 protocol, which is consistent with the computer interface (78) described in O'Sullivan, was at the time of the Appellants' invention, and remains today, the standard modem

installed in substantially all personal computers ("PCs"). While modems are typically no longer an external component, as is described in O'Sullivan as the hybrid communications control unit, they still use a UART on the main board of the computer.

9. At the time of the Appellants' invention, one skilled in the art would understand that serial or UART based interfaces exist in the Input/Output ("I/O") space of a PC. This space is separate and distinct from the memory space of the PC. The I/O space is used by asynchronous devices associated with the system such as disk drives and modems. Protocols used by such I/O devices are designed to allow the device to interrupt the processor when data or other important events need to be dealt with, thus allowing asynchronous behavior.

10. At the time of the Appellants' invention, one skilled in the art would also understand that in contrast to the I/O space, the memory subsystem of the PC is structured to provide a storage area to the processor that can be accessed very quickly. Thus the protocols used in the memory subsystem are such that the processor/ memory controller is the only device that can issue commands on the memory bus. These commands are very limited typically encompassing only read and write instructions. (*Notice that this is a parallel synchronous interface to an internal storage device.) Thus, one skilled in the art at the time of the Appellants' invention would understand protocols associated with a memory bus or memory expansion slot to be incompatible for use by I/O devices.

11. After careful analysis and consideration of the facts presented to me, my understanding of the invention claimed by the Appellants, in consideration of the art described in Foster and O'Sullivan, and based on my experience and education in the fields of computers science and computing architecture, it is my expert opinion that if one was to take the control unit device, the hybrid communications control unit as described by O'Sullivan, and place it in a memory slot as suggested by the Examiner, one of reasonable skill in the art at the time of the Appellants' invention would not reasonably expect the device or system to function as claimed by the Appellants so as to enable direct data exchange between an external device and the memory bus.


12. To provide a direct data exchange between an external device and the memory bus, as claimed by the Appellants, the O'Sullivan hybrid communication control unit would need to mimic a memory component in the memory bus environment. Memory components provide or receive data from the memory controller when requested. A memory component has no protocol

to asynchronously signal the memory controller that it has data to pass on to the processor. An asynchronous event, as would be consistent with the hybrid communications control unit described in O'Sullivan, would be completely foreign and unrecognizable on the memory bus. Based on these well known restrictions, all of which would be known to one skilled in the art at the time of the Appellants' invention, one skilled in the art would not expect the O'Sullivan device to function so as to enable direct data exchange between an external device and the memory bus.

13. It is also my opinion that one skilled in the art at the time of the Appellants' invention would also not expect the hybrid communication control unit of O'Sullivan to function as described in O'Sullivan when placed in the memory slot. Not only would the hybrid communications control unit fail to enable direct data exchange between an external device and the memory bus, if installed in a memory module slot, it would not be able to act as a communications link between the control bus and any external communications device. From my review and analysis of Foster and O'Sullivan, there does not appear to be any insight or suggestion as to how to proceed to overcome these restrictions.

14. I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Date: October 10, 2006


Wim Bohm

\\100 - 000404/000011 - 84977 v3

CURRICULUM VITAE A.P.W. BÖHM

Personal Information

Name	Anton Pedro Willem Böhm
Birth	July 4, 1948, Rotterdam, Holland
Nationality	Dutch
Marital Status	Married, 1993
Visa Status	Permanent Resident Alien

Qualifications

1984	PhD, University of Utrecht
1974	MSc Mathematics and Computer Science, Technical University Delft

Awards

2004-2005	CSU College of Natural Science Excellence in Undergraduate Teaching Award
-----------	---

Employment

1996 ..	Professor, Computer Science Department, Colorado State University
1990-1996	Associate Professor, Computer Science Department, Colorado State University
1986-1990	Lecturer Computer Science, University of Manchester
1984-1986	Research Fellow, University of Manchester
1978-1984	Research Assistant and Lecturer, University of Utrecht
1974-1978	Research Assistant, Mathematical Centre Amsterdam
1968-1970	Part time Systems Analyst, Unilever Rotterdam
1967-1968	IBM 360 Systems Programmer, Unilever Rotterdam

Current Research Interests

Design and implementation of a programming languages for fine grain parallel systems, in particular Reconfigurable Computing Systems.

Design of fine-grain-parallel algorithms for image processing, numerical and search applications.

Past Research Activities

Colorado State University. Design and efficient implementation of a strict, functional programming language. Design of parallel functional algorithms.

University of Manchester. Efficient Dataflow Code Generation for SISAL. Parallel simulation of parallel architectures. Distribution of work and data on a multi-processor multi-store dataflow machine.

University of Utrecht. Dataflow analysis. Dataflow computation. Non-determinism. Parallel Algorithms and their complexity.

Mathematical Centre Amsterdam. Portable Compilers for Algol68.

CONTRACTS and GRANTS

S. V. Rajopadhye, A.P.W. Böhm *High Level Programming for High Performance Embedded Computing Systems*, National Science Foundation, *Bringing Research Results into the Undergraduate Curriculum* program, Contract Id: 0306124, \$ 629,926, 2003-2005.

A.P.W. Böhm, *Processing Modernization IRAD*, TRW, \$ 25,000, 2002-2003.

W.A. Najjar, A.P.W. Böhm, J.R. Beveridge, B. Draper (CSU); A.C. Moorman, P.Humphrey, D.M. Cates (KRI) *Optimized Compilation of Visual Programs for Image Processing on Adaptive Computing Systems*, ARPA Contract, total cost to the agency: \$ 1,727,359, 1998 - 2001.

J.L. Gaudiot (USC), J. Feo (LLNL), W.A. Najjar, A.P.W. Böhm *An Evaluation of High-Performance Functional Computing*, ARPA Contract PO # 691964, total cost to the agency: \$ 1,159,982, 1995-1997.

A.P.W. Böhm, W.A. Najjar, *A Quantitative Approach to Hybrid von Neumann - Dataflow Architectures*, National Science Foundation (ref. MIP-9113268), \$ 240,122, 1991-1995.

J.R. Beveridge, A.P.W. Böhm, et.al. *Multiprocessor and Sensor hardware for Vision, Learning, Planning and Parallel Processing Research*, NSF CISE Instrumentation Grant no CDA-9422007, \$ 59,144, 1995.

A.P.W. Böhm, *MIT Visiting Scientist*, January 1, 1996 to May 31, 1996, \$ 17,500, 1996.

A.P.W. Böhm, D. Garza-Salazar *Array Analysis for Sisal*, DOE, Lawrence Livermore National Laboratory, Subcontract B282313, \$ 38,304, 1994-1995.

A.P.W. Böhm, *Numerical Algorithms on Multithreaded Architectures*, ARPA Donation of a Motorola Monsoon Machine. Estimated value \$ 80,000, March 1993.

A.P.W. Böhm, M. D. Haines, *The Visa Runtime System Project*, DOE, Sandia National Laboratory, \$ 17,750, 1992-1993.

A.P.W. Böhm, *Numerical Algorithms for Dataflow Computing*, Los Alamos National Laboratory, \$ 9,500, July 1992.

A.P.W. Böhm, *Numerical Algorithms for Dataflow Computing*, YCM002 Motorola Inc., \$ 42,707, 1992-1993.

A.P.W. Böhm, M. D. Haines, *Multithreaded C Project*, DOE, Sandia National Laboratory, \$ 13,220, 1991-1992.

A.P.W. Böhm, *Language Issues in Variable Granularity*, DOE, Sandia National Laboratory, \$ 25,000, 1990-1991.

A.P.W. Böhm, *The Realities of Functional Programming for High Speed Dataflow Computing*, Los Alamos National Laboratory, \$ 18,000, 1990-1991.

A.P.W. Böhm, J.R. Gurd, *Mapping Problem Classes onto Parallel Computing Systems*, Science and Engineering Research Council (ref. GR F 04292), £145,704, 1989 -1991.

J.R. Gurd, C.C. Kirkham, A.P.W. Böhm, *Assessment and Enhancement of a Dataflow Single-assignment Computing Environment*, Alvey Directorate / Science and Engineering Research Council (ref. GR D 40890 IKBS 069(u)), £182,888, 1986-1989.

PUBLICATIONS

JOURNAL PAPERS

B. Draper, R. Beveridge, W. Böhm, C. Ross, and M. Chawathe. Accelerated Image Processing on FPGAs, *IEEE Transactions on Image Processing*, Vol. 12, December 2003.

G. Venkataramani, W. Najjar, F. Kurdahi, N. Bagherzadeh, W. Böhm and J. Hammes. Automatic Compilation to a Coarse-grained Reconfigurable System-on-Chip. *ACM Transactions on Embedded Computing Systems*, 2003.

W. Najjar, W. Böhm, B. Draper, J. Hammes, R. Rinker, R. Beveridge, M. Chawathe and C. Ross. High-Level Language Abstraction for Reconfigurable Computing, *IEEE Computer Journal*, August 2003, pp63-69.

W. Böhm, R. Beveridge, B. Draper, C. Ross, and M. Chawathe. SA-C: Single Assignment C. High-level, high-speed FPGA programming. *Dr. Dobbs Journal*, pp 60-64. May 2003. (*invited article*)

W. Böhm, J. Hammes, B. Draper, M. Chawathe, C. Ross, R. Rinker, and W. Najjar. Mapping a Single Assignment Programming Language to Reconfigurable Systems *Supercomputing*, 21:117-130, 2002.

L. Roh, B. Shankar, W. Böhm, W. Najjar, Resource Management in Dataflow-Based Multithreaded Execution. *Journal of Parallel and Distributed Computing*, no 61, pp 581-608, 2001.

R. Rinker, M. Carter, A. Patel, M. Chawathe, C. Ross, J. Hammes, W. Najjar, W. Böhm, An Automated Process for Compiling Dataflow Graphs into Reconfigurable Hardware, *IEEE Transactions on VLSI Systems*, Vol 9, No 1, pp 130-139, 2001.

A.P.W. Böhm, J. Hammes, S. Sur, On the performance of pure and impure parallel functional programs, *Parallel Computing Journal*, Vol. 25, no 13-14, pp 1723-1740, 1999.

J. Hammes, S. Sur, A.P.W. Böhm, On the Effectiveness of Functional Language Features: NAS benchmark FT, *Journal of Functional Programming*, Volume 7, Part 1, 1997.

A.P.W. Böhm, R.E. Hiromoto, Functional Implementations of the Jacobi Eigen-Solver, *The Journal of Scientific Programming*, Vol. 5, pp. 111-120, 1996.

A. Najjar, L. Roh, B. Shankar and A.P.W. Böhm, Generation, Optimization and Evaluation of Multithreaded Code, *Journal of Parallel and Distributed Computing* 32, pp. 188-204, 1996.

J. Hammes, O. Lubbeck, and A.P.W. Böhm, Comparing Id and Haskell in a Monte Carlo Photon Transport Code, *Journal of Functional Programming*, Vol. 5, Part 3, pp 283-316, 1995.

W.M. Miller, W. A. Najjar, and A.P.W. Böhm, Exploiting Data Structure Locality in the Dataflow Model, *Journal of Parallel and Distributed Computing*, Vol 27, No 2, pp 183-200, 1995.

W. A. Najjar, L. Roh, and A.P.W. Böhm, *An Evaluation of Medium-Grain Dataflow Code*, *International Journal of Parallel Programming (IJPP)*, Vol 22, No 3, pp 209-241, 1994.

A.P.W. Böhm, R.R. Oldehoeft, *Two Issues in Parallel Language Design*, *Transactions on Programming Languages and Systems*, Vol 16, No 6, pp 1675 -1683, 1994.

M.D Haines, A.P.W. Böhm, *On the Design of Distributed Memory SISAL*, *Journal of Programming Language Design and Implementation*, No 1 (1993) pp 209-240, 1993.

A.P.W. Böhm, R.E. Hiromoto, *The Dataflow Time and Space Complexity of Fast Fourier Transforms* *Journal of Parallel and Distributed Computing*, Vol 18, No 3, pp 301-313, 1993.

W. A. Najjar, A.P.W. Böhm, and W.M. Miller, *A Quantitative Analysis of Dataflow Program Execution - Preliminaries to a Hybrid Design*, *Journal of Parallel and Distributed Computing*, Vol 18, No 3, pp 314-326, 1993.

A.P.W. Böhm, J.R. Gurd, *Iterative Instructions in the Manchester Dataflow Computer*, *IEEE Transactions on Parallel and Distributed Systems*, Vol. 1, No 2, pp. 129-139, 1990.

A.P.W. Böhm, J. Sargeant, *Code Optimisation for Tagged Token Dataflow Machines*, *IEEE Transactions on Computers*, Vol 38, No 1, pp. 4-14, 1989.

A.P.W. Böhm, J.R. Gurd, *Impliciet Parallelisme : SISAL en de Manchester Dataflow Machine*, (in Dutch) Informatie, North Holland, pp. 332-341, 1988.

J.R. Gurd, A.P.W. Böhm and Y.M. Teo, *Performance Issues in Dataflow Machines*, Future Generation Computer Systems, 3, pp. 285-29, 1987.

A. de Bruin, A.P.W. Böhm, *The Denotational Semantics of Dynamic Networks of Processes*, ACM Transactions on Programming Languages and Systems, Vol 7, No 4, pp. 656-679, 1985.

A.S. Tanenbaum, P. Klint, A.P.W. Böhm, *Guidelines for Software Portability*, Software - Practice and Experience, Vol 8, pp. 681-698, 1978.

BOOK, BOOK CHAPTERS

A.P.W. Böhm, J. Hammes, Memory Performance of Dataflow Programs, In Research Directions in Parallel Functional Programming, Springer, pp 247-266, 1999.

J.-L. Gaudiot, W. Böhm, et. al., *The Sisal Project: Real World Functional Programming*, IN: Languages, Compilation Techniques and Run Time Systems for Scalable Parallel Systems, Recent Advances and Future Perspectives. Springer Verlag, Lecture Notes in Computer Science Series.

D. Whitley, V.S. Gordon, and A.P.W. Böhm, Knapsack Problems, In T. Back et al. *Handbook of Evolutionary Computation*, Oxford Press, 1996.

A.P.W. Böhm, R.E. Hiromoto, The Dataflow Complexity of Fast Fourier Transforms, In L.Bic, G.R. Gao, and J.L. Gaudiot, *Advanced Topics in Dataflow Computing and Multithreading*, pp 393-404, IEEE CS Press, 1995.

M.D Haines, A.P.W. Böhm, Thread Management in a Distributed Memory Implementation of Sisal, In L.Bic, G.R. Gao, and J.L. Gaudiot, *Advanced Topics in Dataflow Computing and Multithreading*, pp 291-306, IEEE CS Press, 1995

W. A. Najjar, A.P.W. Böhm, and W.M. Miller, Locality and Latency in Hybrid Dataflow, In L.Bic, G.R. Gao, and J.L. Gaudiot, *Advanced Topics in Dataflow Computing and Multithreading*, pp 417-434, IEEE CS Press, 1995.

W. A. Najjar, A.P.W. Böhm, and W.M. Miller, *Exploiting Locality in hybrid Dataflow Programs*, in B. Iauucci "Multithreading: A Summary of the State of the Art", Kluwer 1994.

A.P.W. Böhm, K. Hiraki, et. al., *Report of the dataflow working group at the 1991 Santa Fe Parallel Computer Systems Software Tools Workshop* in M. L. Simmons Parallel Computer Systems Software, ACM Press, Frontier Series, 1992.

A.P.W. Böhm, *Instrumenting Dataflow Systems* in Simmons et. al., *Instrumentation of parallel computer systems II, 1990*, 1990.

G.K. Egan, N.J. Webb, A.P.W. Böhm, *Some Architectural Features of the CSIRAC II Dataflow Computer*, in J.L. Gaudiot and L. Bic, *Advanced Topics in Data-Flow Computing*, Prentice Hall, 1990.

Y.M. Teo, A.P.W. Böhm, *Resource Management in Dataflow Computers with Iterative Instructions*, in J.L. Gaudiot and L. Bic, *Advanced Topics in Data-Flow Computing*, Prentice Hall, 1990.

A.P.W. Böhm, J.R. Gurd, M.C. Kallstrom, *Monitoring Experimental Parallel Machines*, in: M.L. Simmons and I. Y. Bucher (eds) *Instrumentation of Future Parallel Systems*, Addison Wesley, 1988.

J.R. Gurd and A.P.W. Böhm, *Implicit Parallel Processing: SISAL on the Manchester Dataflow Computer*, in: G. Paul and G.S. Almasi (eds), *Parallel Systems and Computation*, North Holland Publishing Company, 1988, pp. 179-204.

A.P.W. Böhm, J.R. Gurd, C. C. Kirkham, *The Manchester Dataflow Computing System*, in: J. Dongarra (ed), *Experimental Parallel Computing Architectures*, North Holland, 1987.

J.R. Gurd, P.M.M.C Barahona, A.P.W. Böhm, C.C. Kirkham, A.J. Parker, J. Sargeant and I. Watson, *Fine-Grain Parallel Computing: The Dataflow Approach*, Lecture Notes in Computer Science, 272, 1987.

A.P.W. Böhm, *Dataflow Computation*, CWI Tract 6, Centre for Mathematics and Computer Science, 1984.

CONFERENCE PAPERS and POSTERS

Wim Böhm, Steve Heistand, David Caliga and Jeff Hammes, *A Software Methodology for Real Time Target Recognition*, MIT-LL Symposium on High Performance Embedded Computing (HPEC05), Lincoln Labs MIT, 2005.

Wim Böhm, *High Performance Computing on the FPGA based SRC-6*. Los Alamos Computer Science INstitute (LACSI) Symposium, invited presentation and abstract, Santa Fe, 2004.

Wim Böhm and Jeff Hammes, *A Transformational Approach to High Performance Embedded Computing*, MIT-LL Symposium on High Performance Embedded Computing, Lincoln Labs MIT, 2004.

Charlie Ross and Wim Böhm, *Bringing Reconfigurable Computing and Embedded Systems into the Computer Science Curriculum*, Reconfig04 EDUCATION TRACK, Colima, Mexico, 2004. QUALITY PAPER AWARD.

Charlie Ross and Wim Böhm, *An Embedded Systems Course for the Computer Science Curriculum*, invited poster and demo, American Society of Engineering Education ASEE 04, Salt Lake City, July 2004.

Charlie Ross and Wim Böhm, *Using FIFOs in Hardware-Software Co-design for FPGA Based Embedded Systems*, IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM04), 2004.

B. Draper, R. Beveridge, W. Böhm, C. Ross and M. Chawathe. *Implementing Image Applications on FPGAs*, International Conference on Pattern Recognition, Quebec City, 2002.

W. Böhm, R. Beveridge, B. Draper, C. Ross, M. Chawathe, and W. Najjar. *Compiling ATR Probing Codes for Execution on FPGA Hardware*, IEEE Symposium on Field-programmable Custom Computing Machines, Napa Valley, CA, 2002.

J. Hammes, A.P.W. Böhm, C. Ross, M. Chawathe, B. Draper and W. Najjar. *High Performance Image Processing on FPGAs*, Los Alamos Computer Science Institute Symposium, Santa Fe, NM, 2001.

B. Draper, W. Böhm, J. Hammes, W. Najjar, R. Beveridge, C. Ross, M. Chawathe, M. Desai, J. Bins. *Compiling SA-C Programs to FPGAs: Performance Results*, International Conference on Vision Systems, Vancouver, 2001, pp. 220-235, Springer-Verlag

J. Hammes, W. Böhm, C. Ross, M. Chawathe, B. Draper, R. Rinker, W. Najjar, *Loop Fusion and Temporal Common Subexpression Elimination in Window-based Loops*, Reconfigurable Array Workshop, IPDPS 2001.

W. Böhm, B. Draper, W. Najjar, J. Hammes, R. Rinker, M. Chawathe, C. Ross, *One-step Compilation of Image Processing Applications to FPGAs*, IEEE Symposium on Field-Programmable Custom Computing Machines, 2001.

B. Draper, W. Najjar, W. Böhm, R. Rinker, C. Ross, M. Chawathe, J. Bins, *Compiling and Optimizing Image Processing Applications for FPGAs*, IEEE Workshop on Computer Architectures for Machine Perception (CAMP), Padova, 2000, IEEE CS Press.

J. Hammes, R. Rinker, W. Böhm, W. Najjar, B. Draper, *A High Level, Algorithmic Programming Language and Compiler for Reconfigurable Systems*, International Workshop on Engineering of Reconfigurable Hardware/Software Objects, PDPTA 2000, pp 135-141.

R. Rinker, J. Hammes, W. Najjar, W. Böhm, B. Draper, *Compiling Image Processing Applications to Reconfigurable Hardware*, International Conference on Application-Specific Systems, Architectures, and Processors, Boston, 2000, IEEE CS Press, pp 56-65.

J. Hammes, B. Rinker, A.P.W. Böhm, W. Najjar *Compiling a High-level Language to Reconfigurable Systems*, CASES99, 1999.

J. Hammes, B. Rinker, A.P.W. Böhm, W. Najjar, B. Draper and R. Beveridge *Cameron: High Level Language Compilation for Reconfigurable Systems*, PACT99, 1999, pp 236-244.

A.P.W. Böhm and J. Hammes, *On the Memory Performance of Pure and Impure, Strict and Non-Strict Functional Programs*, PARCO99, Delft, 1999.

J. Bins, B. Draper, A.P.W. Böhm and W. Najjar, *Precision vs. Error in JPEG Compression*, SPIE44 Signal and Information Processing Session, Denver 1999.

- J. Hammes, B. Draper and A.P.W. Böhm, *Sassy: A Language and Optimizing Compiler for Image Processing on Reconfigurable Computing Systems*, International Conference on Computer Vision Systems, ICVS99, Las Palmas, Gran Canaria, Spain, 1999.
- W. Najjar, B. Draper, A.P.W. Böhm and R. Beveridge, *The Cameron Project: High-level Programming of Image Processing Applications on Reconfigurable Computing Machines*, PACT 98 Workshop on Reconfigurable Computing, Paris, 1998.
- J. Hammes and A.P.W. Böhm, *Towards a Time and Space Efficient Functional Implementation of a Monte Carlo Photon Transport Code*, Proc. PACT'97, pp 286-294, 1997.
- J. Hammes and A.P.W. Böhm, *On the Performance of Functional Programming Languages on Realistic Benchmarks*, Proc. PDPTA'97, p296-304, 1997.
- D. A. Garza, A.P.W. Böhm, *D-OSC: A Sisal Compiler for Distributed Memory Machines*, Proc. Int. Parallel Computation and Scheduling Conference (PCS97), 1997.
- J.-L. Gaudiot, W. Böhm, T. DeBoni, J. Fco, P. Miller, and W. Najjar, *The Sisal model of functional programming and its implementation*, Proceedings of the Second Aizu International Symposium on Parallel Algorithms/Architectures Synthesis (pAs '97), (Invited Non-refereed paper), Aizu-Wakamatsu, Japan, 1997.
- D. A. Garza, A.P.W. Böhm, *Reducing Communication by Honoring Multiple Alignments*, Proc. ICS'95, pp 87-96, Barcelona, 1995.
- B. Shankar, A.P.W. Böhm, L. Roh, W.A. Najjar, *Control of Parallelism in Multithreading Code*, Proc. PACT'95, pp 131-139, Cyprus, 1995.
- J. Dennis, S. Aditya, W. Böhm, C. Kirkham, J. McGraw *Nondeterminacy in Functional Programming: an essential feature or a Programmer's Nightmare*, non-refereed position paper, HPFC95, Denver, CO, LLNL CONF-9504126, pp 235-238, 1995.
- S. Sur, A.P.W. Böhm, *NAS Parallel Benchmark Integer Sort (IS) Performance on Monsoon*, HPFC95, Denver, CO, LLNL CONF-9504126, pp 25-34, 1995.
- A.P.W. Böhm, R.E. Hiromoto, *Functional Implementations of the Jacobi Eigen-Solver*, HPFC95, Denver, CO, LLNL CONF-9504126, pp 63-72, 1995.
- D. A. Garza, A.P.W. Böhm, *Uniqueness and Completeness Analysis of Array Comprehensions*, Proc of First International Static Analysis Symposium, SAS94, Namur, Belgium, Springer LNCS 864, 1994, pp 193-207.
- S. Sur, A.P.W. Böhm, *Analysis of Non-Strict Functional Implementations of the Dongarra-Sorensen Eigen-solver*, Proc. ICS94, pp 412-418, Manchester, UK, 1994.
- S. Sur, A.P.W. Böhm, *Functional, I-Structure, and M-Structure Implementations of NAS Benchmark FT*, Proc. PACT94, pp 47-56, Montreal, Canada, 1994.
- W.A. Najjar, B. Shankar, L. Roh, A.P.W. Böhm, *An Evaluation of Optimized Threaded Code Generation*, Proc. PACT94, pp 37-46, Montreal, Canada, 1994.
- V.S. Gordon, A.P.W. Böhm, D. Whitley, *A Note on the Performance of Genetic Algorithms on Zero-One Knapsack Problems*, Proc. ACM Symposium on Applied Computng 1994 (SAC'94), 1994.
- A.P.W. Böhm, W.A. Najjar, B. Shankar, L. Roh, *An Evaluation of Bottom-Up and Top-Down Thread Generation Techniques*, Proc. Micro 26, International Symposium on Micro Architecture, Austin Texas, 1993.
- M.D Haines, A.P.W. Böhm, *An Evaluation of Software Multithreading in a Conventional Distributed Memory Multiprocessor*, IEEE Symposium on Parallel and Distributed Processing, Dallas Texas, 1993.
- M.D Haines, A.P.W. Böhm, *A virtual Shared Addressing System for Distributed Memory Sisal*, Non-refereed paper in SISAL'93 Workshop, LLNL CONF-9310206, 1993.
- W.M. Miller, W.A. Najjar, A.P.W. Böhm, *Compilation of Sisal for a high-performance data-driven vector processor*, Non-refereed paper in SISAL'93 Workshop, LLNL CONF-9310206, 1993.
- B. Shankar, A.P.W. Böhm, W.A. Najjar, *Top-down Thread Generation for Sisal*, Non-refereed paper in SISAL'93 Workshop, LLNL CONF-9310206, 1993.

- A.P.W. Böhm and W.A. Najjar, B. Shankar, I. Roh, *An Evaluation of Coarse Grain Dataflow Code Generation Strategies*, Proc. Conf. on Massively Parallel Programming Models, Berlin, 1993.
- L. Roh, W.A. Najjar, A.P.W. Böhm, *Code Generation and Quantitative Evaluation of Dataflow Clusters*, Proc. FPCA'93, Copenhagen, Denmark, 1993.
- M. D. Haines, A.P.W. Böhm, *Task Management, Virtual Shared Memory, and Multithreading in a Distributed Memory Implementation of Sisal*, Proceedings PARLE 93, Munich, Germany, June 1993.
- W. Najjar, Lucas Roh, A.P.W. Böhm, *The Initial Performance of a Bottom-Up Clustering Algorithm for Dataflow Graphs*. Proc. of the 1993 WG10.3 working conference on medium and fine grain parallelism.
- A.P.W. Böhm, J.C. Browne, K. Kennedy et. al., *Politically Incorrect Languages for Supercomputing - a Panel Discussion*, Non-refereed position paper, Proc. of the 1992 Supercomputing conference, Minneapolis, 1992.
- R.R. Oldehoeft, A.P.W. Böhm, G.M. Papadopoulos, A.T. Dahbura, *Minisymposium: Multithreaded Computer Systems*, Non-refereed position paper, Proc. of the 1992 Supercomputing conference, Minneapolis November 16-20 1992, pp 772-775.
- A.P.W. Böhm, G.K. Egan, *Five ways to fill your knapsack*, Second Sisal Workshop, Non-refereed contribution, St. Diego, 1992.
- V. S. Gordon, D. Whitley, A.P.W. Böhm, *Dataflow parallelism in genetic algorithms*, Proc. 2nd Conf. on Parallel Problem Solving from Nature, Brussels, 1992.
- W.N. Najjar, W.M. Miller, A.P.W. Böhm, *An Analysis of Loop Latency in Dataflow Execution*, Proc. 19th ISCA 92, Gold Coast Australia, 1992, pp 352-361.
- M.D. Haines, A.P.W. Böhm, *Towards a Distributed Memory Implementation of Sisal* Proc. "Scalable High Performance Computing Conference", April 1992, pp 385-392
- W.M. Miller, W.N. Najjar, A.P.W. Böhm, *A Quantitative Analysis of Locality in Dataflow Programs*, Proceedings of the 24th Int. Symp. on Microarchitecture (MICRO-24), Albuquerque, NM, 1991.
- A.P.W. Böhm, R.E. Hiromoto, *Developing Dataflow Algorithms*, Proceedings of the 13th World Congress on Computation and Applied Mathematics, Dublin, 1991.
- A.P.W. Böhm, J.R. Gurd, Y.M. Teo, *The Effect of Iterative Instructions in Dataflow Computers*, Proceedings of the International Conference on Parallel Processing, 1989.
- Y.M. Teo, A.P.W. Böhm, *Simulation Techniques in the design of a Multi-Ring Dataflow Computer*, Proceedings of the Twentieth Annual Pittsburgh Conference on Modelling and Simulation, School of Engineering, University of Pittsburgh, 1989.
- A.P.W. Böhm, M.C. Kallstrom, A.G. Neto, *A Dataflow Simulator implemented on a Transputer Network*, 2nd Brazilian Symposium on Computer Architecture, Brazilian Computer Society, 1988.
- A.P.W. Böhm, Y.M. Teo, *Resource Management in a Multi-Ring Dataflow Machine*, CONPAR88, 1988.
- J.R. Gurd, A.P.W. Böhm, M.C. Kallstrom, *Monitoring and Debugging Parallel Programs on Message-Passing Multiprocessors*, IFIP WG2.5 Working Conference *Aspects of Computation on Asynchronous parallel Processors* (preprint), Stanford University, Stanford California, pp 117-135, 1988.
- T. Shimada, A.P.W. Böhm, S. Sekiguchi, K. Hiraki, *A Control Mechanism of Concurrent Execution on a dataflow computer Sigma-1*, (in Japanese), Spring Conference of the Japanese Information Processing Society, pp 6B5.1-6B5.2, 1988.
- A.P.W. Böhm and J.R. Gurd, *Tools for Performance Evaluation of Parallel Machines*, Lecture Notes in Computer Science, 297, 1988, pp. 212-228.
- M.C. Kallstrom, A.P.W. Böhm and A. Garcia-Neto, *ParSiFlow: A Dataflow Simulator on a Transputer Network*, Proceedings Alvey Technical Conference, 1988, pp. 258-263.
- A.P.W. Böhm, *Levels of Abstraction in a SISAL/Dataflow Programming Environment*, Proceedings of the 1987 International Seminar on Parallel Processing and Supercomputing, Antwerp, 1987.

A.P.W. Böhm, *An experimental Programming environment for SISAL*, Proceedings of the 1987 IEE conference *Current Trends in Highly Parallel Processing Systems*, 1987.

A.P.W. Böhm, J. Sargeant, *Efficient Dataflow Code Generation for SISAL*, Proc. Int. Conf. on Parallel Computing, Berlin, 1985.

A.P.W. Böhm, J.R. Gurd, J. Sargeant, *Hardware and Software Enhancement of the Manchester Dataflow Machine*, Proc. IEEE Spring Computer Conference, pp 420-423, 1985.

A.P.W. Böhm, *Dataflow Nets*, in A.P.W. Böhm, A. Veen (eds), *Symposium Dataflow Computing: New Developments in Supercomputer Architecture*, pp 3-21, Utrecht, The Netherlands, 1983.

A.P.W. Böhm, J. van Leeuwen, *Fundamental Theorems in Dataflow Computing*, in Lutz Preis (ed) *Report on the first GTI-workshop*, pp 243-265, University of Paderborn, Germany, 1983.

STATEMENT ON RESEARCH

My approach in research is to combine the study of fundamental issues with practical applications of these. An important fundamental research area is that of machine independent, implicitly parallel programming languages. Some functional or single assignment languages are designed to this goal. These languages have very nice theoretical properties, but it is important to study their efficient implementation and performance, or lack thereof, in order to point out ways to improve them. My current research is in the design of SA-C, a single assignment C language, and its implementation on Reconfigurable Computing Systems. These systems are currently programmed in hardware design languages such as Verilog or VHDL. The aim of my research is to bring the level of abstraction of programming reconfigurable hardware up to that of algorithmic languages and understanding how much, if any, efficiency has been sacrificed. Here are the software projects I have been involved with:

Image Processing on Reconfigurable Systems. For this project I have designed, and our team has implemented SA-C: a high level Image Processing oriented programming language, which is compiled into the configuration codes of (FPGA based) Reconfigurable Systems. We use dataflow code as intermediate form, and have designed a simple abstract machine model for the reconfigurable hardware. The project had four Principle Investigators: two in Image Processing, one in Programming Language and compilers, and one in system architecture. Also, industry (Khoral Research) is involved to incorporate our system into Khoros, an industry strength programming environment / graphical user interface. The CSU group consisted of twelve people. I managed the compilation and run-time group and was the PI in the last two years of the project.

Functional Numerical Kernels and Applications. With two PhD students I wrote numerical codes, such as FFTs, and Eigensolvers, and Monte Carlo Particle Transport Codes, in a variety of functional programming languages (Id, Haskell, Sisal) to assess their efficiency and expressiveness.

Sisal on Parallel Machines. With two PhD students I designed and implemented a Sisal to shared memory compiler, and a distributed memory compiler.

Fine Grain Multithreaded Code Sisal Compiler. With a group of PhD and MSc students we transformed the Sisal to Manchester dataflow compiler to generate machine independent fine grain multithreaded code.

Multi Processor Dataflow Machine Simulator. From 1987 to 1989 I lead a group of MSc and PhD students at Manchester University to build a multiprocessor dataflow machine simulator.

Sisal to Dataflow Compiler. From 1984 to 1986 I worked at The Manchester University on the design and implementation of the Sisal functional language compiler for the Manchester Dataflow Machine.

Dynamic Networks of Processes. In 1983 I designed and implemented a programming language based on Kahn's simple language for parallelism. A DNP program is a dynamically growing and shrinking network of processes.

Algol 68 Compiler. From 1974 to 1978 I worked in the Algol 68 compiler group at the Mathematical Center (now CWI) in Amsterdam.

SUPERVISION OF RESEARCH STUDENTS

Colorado State University

Masters *A graphical Animation tool for Sisal Programs*, 1990 Khalid Aziz. *The dataflow complexity of algorithms with irregular parallelism*, 1994 Sree Nivarthi. *Towards an Event Simulation and Verification Tool for testing PBX Call Distributors*, 1994 Jim Porter. *Expressiveness and Efficiency of Array Coding Techniques in C++ and Java*, 1997, Preston Appel. *A Host Run Time System for SA-C*, 1999, Harish Kantamnene. *A VHDL Run Time System for Dataflow Execution on Reconfigurable Systems*, 2000, Charlie Ross. *A dataflow graph to VHDL Compiler*, 2000, Monica Chawathe. *SA-C to VHDL Compiler Testing*, 2001, Aparna Shivaswami. *Design and Software Implementation of the SA-C Abstract Hardware Architecture*, 2001, Pankaj Patil. *Scheduling Fixed Point FFT Blocks on FPGAs*, 2001, Pramod Cherukumilli. *Arithmetic Extensions beyond 32 bits in SA-C*, 2001, Mitesh Desai. *Experimental Comparison of Network Performance and Scalability for Windows 2000 and Linux 2.4*, 2001, Alberto Squassabia. *Garbage Elimination in SA-C host code*, 2001, Steve Segreto. *Encryption Algorithms in SA-C*, Madhusudan Kovalmudi, 2003. *A MacroProcessor for the LC-2*, Hari Aiyer, 2004. *Cordic Algorithms in SA-C*, Rama Chitta, 2004. *Horizontal Loop Unrolling in the SA-C Compiler*, Sumanth Kakaraparthi, 2004. **PhD** *Distributed Runtime Support for Task and Data Management*, 1993, Matt Haines. *The Spectrum of Thread Implementations*, 1995, Bhanu Shankar. *Data Dependence Analysis for Functional Array Construction*, 1995, David Garza. *Expressiveness and Efficiency of Declarative Programming Languages*, 1995, Sumit Sur. *Compiling SA-C (Single Assignment C) to Reconfigurable Computing Systems*, 2000, Jeff Hammes.

Manchester University

Masters *Graphics tools for performance monitoring of parallel programs*, 1989, Heidi Tang. *Mapping Problem Classes onto Parallel Computing Systems*, 1988, Mike O'Boyle. *Performance Analysis of a dataflow machine using a multi-ring simulator*, 1987, Yong Meng Teo. **PhD** *Towards a Heterogeneous Dataflow Cluster*, 1990, Yong Meng Teo. *Distributed simulation of a parallel architecture*, 1989, Alvaro Neto.

Utrecht University

Masters *A Syntax (keyword grammar) Driven Programming Environment*, 1983, Pum Walters.

Teaching at Colorado State University

CS153 Introduction to Java. CS200: Algorithms and Data structures. CS253: Programming Languages. CS370: System Software. CS453: Introduction to Compiler Construction. CS453: Programming Languages. CS475: Parallel Programming. CS460: Embedded Systems. CS520: Analysis of Algorithms. CS553: Compilation Techniques. CS575 Parallel algorithms. CS581: Type Systems and Lambda Calculus. CS653: Data Dependence Analysis and Parallel Compilation. CS675: Topics in Parallel Algorithms. CS696: Dataflow Computing.

My philosophy is that we need to teach the students a balance between theory and practice and show them the interaction between the two. At CSU I designed and taught courses in Analysis of Algorithms, Compiler Design, Parallel Programming, Fundamentals of Programming Languages, Embedded Systems, as well as introductory courses on programming, data structures, and programming languages, based on this principle. As is evident from my teaching evaluations, the students are very enthusiastic about my teaching style. I ask a lot of them, but give them responsibility and opportunities to be creative.